Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure

1. Acosta, A.J.
2. Jiménez, R.
3. Barriga, A.
4. Bellido, M.J.
5. Valencia, M.
6. Huertas, J.L.