Publicacións nas que colabora con Manuel Valencia Barrero (4)

2000

  1. Influence of clocking strategies on the design of low switching-noise digital and mixed-signal VLSI circuits

    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 1918, pp. 316-326

1998

  1. Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure

    IEE Proceedings: Circuits, Devices and Systems, Vol. 145, Núm. 4, pp. 247-253

  2. Efficient self-timed circuits based on weak NMOS-trees

    Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, Vol. 3, pp. 179-182

1995

  1. New CMOS VLSI linear self-timed architectures

    Asynchronous Design Methodologies, Working Conference Proceedings